Search results

that's why I said "AFAIK" :) , he didn't say anywhere that he did decompiled the code nor does he uses some code snippets to support his arguments, also comparing an octree data structure wich is the most suited way to store data in a voxel world to ... to what ? what is a "group system" , no...

an I7 is not worth the price if you can manage to buy an I5-6600k with a gtx 1070 it will be more a bang for the bucks ^^

I gotta love the way the OP is discrediting Schema's programming skills while making assumption about code he has no access to AFAIK and STILL achieves to talk about a better way to do things w/o posting any kind of architecture nor code and using as an example a ship that most would consider a...

it's not really at a showable state, the hull almost has no details but here ya go: as you can see it's not that good looking, the auxiliary thrusters are just wirebone right now for now I'll just soon submit the Maelstrom wich is quite long too ( 1200 meters ) and way more detailed

the Spyrius is a Planetoid class super-carrier, some stats: p.s: it's 80% empty, so it might be a hhheeell lot heavier and more powerfull when finished

holy sh*t the Spyrius would be awesome on this chart :D

handling logic is just a bit more complicated than doing a single cycle processor, a forwarding unit is needed to prevent Read After Write or Write After Read errors. example: in a 5 stage MIPS CPU (Instruction Fetch, Instruction Decode, EXecute, MEmory access, Write Back), say instruction 1...

ok so kinda pipelining but without the registers between each stages, >1 second operation are really a big bottleneck though :s the program counter increment in first is not really strange, I'm doing it too in all my processors :) for a pipeline based architecture you should use an MIPS...

Trekkerjoe hey ! ( you remenber me ? the guy with the CPU on steam artwork ) when you say you take all 4 cycles to execute an instruction so first 4 cycle -> first instruction, next 4 cycles -> second instruction ? with a 1Hz clock, I have a throughput of 1 instruction / seconds on my CPU...

well in fact you don't know much because the block system is justa kinda the CORE of starmade engine not some layer on top of an engine, the engine is built to work with blocks, optimized to work with blocks, also in terms of performance SE totally sucks against Starmade like, really. (some...

I will put a link soon even if I didn't had much time to work on it :)

even though it is not a computer it's great :D

I think it might be a good Idea :)

good luck building that spaceship :)

there was too much lag with bubble shield at the the time, calculation on spheres are heavy, it would be even more with rails ! anyway this suggestions was asked a lot of time x)

happy birthday schema ! best dev evaaaar !!! :D

awesome ship ! :D

shipyard is already a planned feature :) there is no point in having a classification, you don't need that to make communication easier anyway

the register are rising edge, I can't use the falling edege of the clock ^^

there is no point in using a NOT equivalent ^^ yes but I won't use it, it will not really work because of the gate latency, and have you tried it on a cpu at least ? :)